In order to achieve this, some version of double patterning dp technology will need to be combined with established techniques. Pdf advanced selfaligned double patterning development for sub. Eda solutions for double patterning lithography by minoo mirsaeedi athesis presentedtotheuniversityofwaterloo inful. Assessing chiplevel impact of double patterning lithography. Expanding the optical lithography to 32nm node and beyond is impossible using existing single exposure systems. Eda solutions for double patterning lithography semantic scholar. A resolution enhancement from 250 nm resolution single exposure in 1995 to below 40 nm today was achieved by further improving the projection. Multiple patterning or multi patterning is a class of technologies for manufacturing integrated circuits ics, developed for photolithography to enhance the feature density. Pdf double patterning technology dpt is a most likely lithography solution for 3222 nm technology nodes as of 2008 due to the delay of extreme. Multiple patterning enables chipmakers to image ic designs at 20nm and below. Optical microlithography is a process very similar to photographic printing. Various double patterning techniques resist freeze process lithography performance of jsr freeze process. Amorphous carbon may be used as a hard mask alternative to nitride in conjunction with multiple patterning lithography and linewidth trimming applications.
It is one of the many resolution enhancement techniques ret that have been introduced to push the limit of optical lithography. Node sizes of transistors made by companies like intel, toshiba, ibm, and amd are around 32nm and 22nm with the help of hypernumerical aperture immersion lithography systems. It will enable designers to develop chips for manufacture on subnanometer process nodes using current optical lithography systems. Pdf eda solutions for double patterning lithography. Beyond that, double patterning immersion lithography is considered to be one of the promising technologies meeting the requirements of the nextgeneration 32nm technology node. The premise is that a single lithographic exposure may not be enough to provide sufficient resolution. Double pattern ing, multiple patterning, directed selfassembly dsa and other lithography enhancement techniques are used to achieve below 14 nm halfpitch today. Alignment method of selfaligned double patterning process.
Sokudo breakfast forum semicon west 2008 2 contents background. Selfaligned double patterning sadp process is one of several dpt approaches, and most likely be introduced into. Self aligned double and quadruple patterning aware grid. Andres torres advanced multi patterning and hybrid lithography techniques.
Minimization of these effects is also essential for the adoption of the highna 0. By creating a central composite design centered about pressure, power, and gas. We demonstrated two double patterning dp processes in nanoimprint lithography. Stateoftheart 193 nm tool with a numerical aperture of 1. If there is no enough space to insert a stitch for the undecomposable pattern, a native conflict is generated. Selfaligned double patterning layout decomposition with complementary ebeam lithography jhihrong gao, bei yu and david z. Future work try to be free from color constrains of pins in our sadp routing method. Double patterning lithography is extensively used to increase the halfpitch resolution. Pdf effective decomposition algorithm for selfaligned. Delays in readiness of next generation lithography ngl suggest the use of existing methods to enable the production of key technologies at the 32 and 22nm halfpitch nodes. Double patterning lithography for 32 nm spie digital library. High reliability arf light source for double patterning.
Singlemask doublepatterning lithography for reduced cost. Pdf assessing chiplevel impact of double patterning. Despite difficulties arising with respect to pattern deformation, the second pattern was successfully imprinted on the first. This paper deals with the impact of variations resulting from double patterning, which is used for optical lithography at 32 nm and below.
This work focuses on the simulation and deposition for optical optimization of a carbon hard mask using plasma enhanced chemical vapor deposition pecvd. In double patterning lithography dpl layout decomposition for 45nm and below process nodes, two features must be assigned opposite colors corresponding to di. Double patterning technology friendly detailed routing minsik cho, yongchan ban, and david z. Lithography is the transfer of geometric shapes on a mask to a smooth surface. Introduction 193nm optical immersion lithography is approa ching its. Introduction to double patterning which is used extensively for printing transistors and other features in front end of line feol flow in a semiconductor chip. Patterning is the backbone of scaling, which has reduced the size of the transistor to where it is today, in turn making modern electronic devices increasingly affordable.
Double patterning design split best focus difference 10nm best focus difference up to 4060nm overlapping dof current 100120nm expected to improve after further optimization e. Timing yieldaware color reassignment and detailed placement perturbation for double patterning lithography mohit gupta, kwangok jeong, and andrew b. By assigning different values to a and b, the pdf takes a variety. Layout decomposition approaches for double patterning lithography. Selfaligned doublepatterning layout decomposition for. Consequently, patterning is also the driving force behind a multitude of advances in semiconductor manufacturing technologies. Selfaligned double patterning lithography aware detailed routing. Double patterning material solutions sokudosemi lithography breakfast forum 2008 mark slezak. Sketch of a process scheme for line by fill double patterning. Light source requirements for double patterning lithography tool are high power and high uptime to enhance economic efficiency, as.
Double patterning in nanoimprint lithography sciencedirect. Selfaligned double patterning sadp is popularly in. Multiple patterning enables feature shrink youtube. Double patterning and hypernumerical aperture immersion lithography mark amirtharaj zach kruder enee416 111711.
Layout optimizations for double patterning lithography. Advanced multipatterning and hybrid lithography techniques. It is used for transferring circuit patterns into the silicon wafer. Although sadp is the critical technology to solve the lithography.
It is expected to be necessary for the 10 nm and 7 nm node semiconductor processes and beyond. Double patterning lithography dpl is one of the most likely shortterm solutions for keeping the pace of scaling beyond 32nm node 2. Selfaligned double patterning layout decomposition with. To realize double patterning lithography, patterns located within a subresolution dis. Double patterning to the rescue lele, lfle, sadp part. Typically, double patterning refers to the lithoetchlithoetch lele pitchsplitting process in the fab, according to mentor graphics. Selfaligned double patterning lithography aware detailed routing with color preassignment yixiao ding, student member, ieee, chris chu, fellow, ieee and waikei mak, member, ieee, abstractas the technology nodes scale down to sub22nm, double patterning lithography dpl has been considered as a practical solution for layout manufacturing. As such, double patterning lithography dpl is the most promising option to generate the required lithography resolution, where the target layout is printed with two separate imaging processes. This years advanced lithography techxpot at semicon west will explore the progress on extreme ultraviolet lithography euvl and its economic viability for highvolume manufacturing hvm, as well as other lithography solutions that can address the march to 5nm and onward to 3nm. Double patterning lithography for 32nm half pitch node and beyond by, manikandansampathkumar u84037635 s 2. While many resolution enhancement technologies ret have been developed recently, including sourcemask optimization smo1, and pixilated illumination2 schemes for the scanner, the overarching requirement for the light source in double patterning has been a need for improved optical performance stability and higher.
Diffraction based overlay metrology for double patterning technologies prasad dasari 1, jie li 1, jiangtao hu 1, nigel smith 1 and oleg kritsun 2 1nanometrics 2globalfoundries usa 1. Pdf amorphous carbon hard mask for multiple patterning. Double patterning technology friendly detailed routing. Triple patterning lithography tpl layout decomposition. Abstractin double patterning lithography dpl layout decomposition for 45nm and below process nodes, two features must be assigned opposite colors corresponding to different exposures if their spacing is less than the minimum coloring spacing. Todays singleexposure, 193nm wavelength lithography reached its physical limit at 40nm halfpitch. Double patterning lithography dpl is one of the most likely shortterm solutions for keeping the pace of scaling beyond 32nm node 6. Double, triple and quadruple patterning and future lithography. The key problem is that in double patterning one mask layer is.
Double patterning is a common multiple patterning technique. As a practical solution, pitch doubling technique known as double patterning lithography. Double patterning is the only lithography technique to be used for the 32 nm and 22 nm halfpitch nodes in 20082009 and 20112012, respectively, using tools already available today. Nanoimprint lithography and future patterning for semiconductor devices tatsuhiko higashiki tetsuro nakasugi ikuo yoneda downloaded from spie digital library on 18 nov 2011 to 216.
Layout decomposition for double patterning lithography. To have a better sadp layout decomposability of routing patterns, we. Selfaligned doublepatterning layout decomposition for twodimensional random metals for sub10nm node design yongchan bana, and david z. Volume 8 issue 1 journal of micronanolithography, mems. Double patterning techniques the other way is to decrease the wavelength of the light used in patterning. Selfaligned double patterning sadp lithography is a novel lithography technology that has the intrinsic capability to reduce the overlay in the double patterning lithography dpl. Although the layout decomposition problem for lelele has. Continued scaling in semiconductor manufacturing with. Several clever multiple patterning strategies have been developed to create tiny, densely packed features on a chip. Layout decomposition approaches for double patterning lithography article pdf available in ieee transactions on computeraided design of integrated circuits and systems 296.
The immaturity of next generation technologies means that existing. Selfaligned double patterning developed in response to leles mask overlay issues single lithography step need to use an additional block or cut mask to remove unwanted material complicated to design masks for sadp process intensive c. Dpl has become a strong candidate for 22nm lithography process. Diffraction based overlay metrology for double patterning.
590 1638 1015 1091 993 430 1368 478 736 411 905 975 949 939 1313 455 1043 560 1163 308 181 721 98 1136 923 758 1097 618 1589 789 1224 442 140 1159 1314 778 212 258 727 883